

Sequential circuit design and Analysis.

synchronous / clocked seq ckt. : They are represented by

two models :


- Moore circuits - o/p depends only on present state of FF
- Mealy ckt - o/p depends on both p.s of FF & on i/p's

* sequential ckt can also be called as Finite State machines
[ie finite no. of states]

steps in syn seq ckt design:


1. Obtain state table (in) state dia, timing dia / pertinent info.
2. Reduce the no. of state using state reduction tech.
3. Assign binary values.
4. Determine no. of FF needed & assign a letter sym to each.
5. Choose the type of FF to be used.
6. Derive excitation & o/p tables from State table.
7. Using K-map, derive o/p exc fun & FF i/p fun.
8. Draw logic dia.

State dia: It is a pictorial rep of a behaviour of a
 p.s. $\rightarrow$ o/p $\rightarrow$ N.S. seq. chr.



Mealy chr.

Modu chr:
 (o/p doesn't
 depend
 on i/p).



$\frac{c}{1} \rightarrow p.s$

State table: Mealy:


P.S	N.S		o/p.	
	x=0	x=1	x=0	x=1
00	a	c	0	0
01	b	a	0	0
10	d	c	0	1
11	b	d	0	0

Moore:

P.S	N.S		o/p.
	x=0	x=1	
00 = a	a	c	0
01 = b	b	a	0
10 = c	d	c	1
11 = d	b	d	0

State Reduction:

Ex:



State table:


P.S
a b
b
c
d
e

N.S		O/P	
x=0	x=1	x=0	x=1
b	e	0	0
d	e	1	0
c	d	0	1
a	d	0	0
c	d	0	1

a) State reduction table:

P.S AB	N.S		O/P	
	x=0	x=1	x=0	x=1
a	b	c	0	0
b	d	e=c	1	0
c	c	d	0	1
d	a	d	0	0

b) Reduced state dia:




(Repetition can be eliminated)


4) State Assignment: (State dia with binary states).

a=00
b=01
c=10
d=11

Rules: 1. Ex:



2.



The states 100, 101, 110, 111 can be grouped into logically adjacent cells in k-map,


5) State table with assigned states.

P.S AB	N.S		O/p.	
	x=0	x=1	x=0	x=1
00	b=01	c=10	0	0
01	d=11	c=10	1	0
10	c=10	d=11	0	1
11	a=00	d=11	0	0

a: 00
b: 01
c: 10
d: 11

6) choose FF: & derivation of N.S & O/p Expressions:

Ex 2: A seq.ckt has 1 i/p & 1 o/p. The state dia. is




design a seq.ckt with
a) DFF b) TFF c) RS FF
d) JKFF

1. state table:

P.S AB	N.S		O/p.	
	x=0	x=1	x=0	x=1
00	00	10	0	1
01	11	00	0	0
10	10	01	0	0
11	00	10	1	0

000 = 0
001 = 1
010 = 0
011 = 0
100 = 1
101 = 0
110 = 1
111 = 0



$$B = A\bar{B}x + A\bar{B}x$$

is using DFF:


for FF A:



$$A = A\bar{B}x + A\bar{B}x + A\bar{B}x + A\bar{B}x$$

000 = 0
010 = 0
100 = 1
000 = 1
101 = 1
001 = 0
011 = 0
101 = 0
101 = 0

[state table shows that ckt goes through 4 state ~ 2 FF
no. of states = 2^m
 m = no. of FF




$$O/p: A\bar{B}x + A\bar{B}x$$


* The situation where the value of Q is ambiguous (i.e) change from 0 to 1 & 1 to 0 is known as a "race-around condition".

APP of FF:

- Parallel Data Storage:





- Shift Reg:




Frequency Division

FF are also ~~called~~ used to divide freq of a periodic wave/pwm.




Counters: It operates as a binary counter.


- * FF are initially RESET.
- * for 3 bit data $\Rightarrow$ 000 to 111 the sequence flows.
- * After first CLK pulse FF are in 001
- seventh CLK pulse FF = 111
- eighth CLK pulse FF again is at 000



Steps in synchronous sequential circuit design:



1. word statement
2. state di (state graph)
3. state table
4. Reduced state table
5. State Assignment & Transition table
6. choose type of FF & form Excitation table
7. Excitations maps & logic fun
8. draw out for the machine



1. state table:

P.S	N.S		O/p.	
	x=0	x=1	x=0	x=1
a	b	e	0	0
b	d	e	0	0
c	d	e	0	0
d	a	a	0	1
e	a	a	1	0

State Assignment:

let
 a: 000
 b: 001
 c: 010
 d: 011
 e: 100
 f

	P.S			ip		N.S			O/p.
	A _n	B _n	C _n	x		A _{n+1}	B _{n+1}	C _{n+1}	
a	0	0	0	0	0b	0	0	1	
b	0	0	1	1	1e	0	1	0	0
c	0	1	0	0	0d	0	1	1	0
d	0	1	1	1	1a	1	0	0	0
e	1	0	0	0	0a	1	0	1	0
	1	0	1	1		1	1	0	
	1	1	0	0		1	1	1	
	1	1	1	1					

Excitation table:

P.S	ilp	N.S	o/p
$A_n B_n C_n$	x	$A_{n+1} B_{n+1} C_{n+1}$	Y
a 0 0 0	0b	0 0 1 0	
0 0 0	1c	0 1 0 0	
b 0 0 1	0d	0 1 1 0	
0 0 1	1e	1 0 0 0	
c 0 1 0	0d	0 1 1 0	
0 1 0	0e	1 0 0 0	
d 0 1 1	0a	0 0 0 0	
0 1 1	1a	0 0 0 1	
e 1 0 0	0a	0 0 0 0	
1 0 0	1a	0 0 0 0	

General K-map:

AB \ Cx	00	01	11	10
00	0	0	1	0
01	1	0	0	0
11	x	x	x	x
10	0	0	1	x


$$A_{n+1} = Cx\bar{B} + \bar{C}\bar{x}B$$

$$B_{n+1} = \bar{A}\bar{C}x + \bar{B}Cx$$

$$C_{n+1} = \bar{A}\bar{B}\bar{x} + B\bar{C}x$$

$$o/p : Y = A\bar{x} + B\bar{C}x$$

state d & e } must be adjacent
c & b.



$$b - a = 000$$

$$1 - b = 001$$

$$3 - c = 011 - 3$$

$$2 - d = 0101 - 5$$

$$e = 110 - 7$$

$$000 \text{ N.S.}$$

$$100 \text{ 110 111 101 P.S.}$$

$$0101$$

$$b(1) \rightarrow 3$$

0	1	3	2
4	5	7	6

d, e → adjacent

$$1, 4$$

$$001 \text{ 100}$$

AB \ Cx	00	01	11	10
00	0	0	1	1
01	0	0	0	0
11	x	x	x	x
10	0	0	x	x

$$A_{n+1} = \bar{A}\bar{E}$$

$$B_{n+1} = \bar{A}\bar{B}\bar{x} + \bar{A}\bar{B}x$$

$$C_{n+1} = \bar{A}$$

$$Y = \bar{A}\bar{B}x + \bar{A}\bar{B}\bar{x}$$

New excitation table:

P.S	ilp	N.S	o/p
$A_n B_n C_n$	x	$A_{n+1} B_{n+1} C_{n+1}$	Y
0 0 0	0b	0 0 1 0	
0 0 0	1c	0 1 0 0	
0 0 1	0d	0 1 1 0	
0 0 1	1e	1 1 1 0	
0 1 1	0d	1 0 1 0	
0 1 1	0e	1 1 1 0	
1 0 1	0a	0 0 0 0	
1 0 1	1a	0 0 0 1	
1 1 1	0a	0 0 0 1	
1 1 1	1a	0 0 0 0	


Realization of circuit using various FF!

DFF $\rightarrow$ Transfer of data in shift reg.

TFF $\rightarrow$ involving complementing. (binary counters).

JKFF $\rightarrow$ General app.

Ex: Design seq. cir. using TFF, DFF & JKFF



2. State table:

P.S		N.S		O/P	
A	B	x=0	x=1	x=0	x=1
0	0	00=a	10=c	0	1
0	1	11=d	00=a	0	0
1	0	10=c	01=b	1	0
1	1	00=a	10=c	1	0

Excitation table:

P.S		N.S		FF i/p's		O/p's		T		Q _n Q _{n+1}	
A	B	x	A	B	T _A	T _B	Y	Q _n	Q _{n+1}	Q _n	Q _{n+1}
0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	1	0	1	0	0	0	0
2	0	1	1	1	1	0	0	0	0	0	0
3	0	1	1	1	1	0	0	0	0	0	0
4	1	0	0	0	0	1	0	0	1	0	0
5	1	0	1	0	1	0	1	0	1	0	0
6	1	1	0	0	1	1	0	0	1	0	0
7	1	1	1	0	0	1	0	0	1	0	0

$$T_A = \Sigma(1, 2, 5, 6)$$


$$T_B = \Sigma(3, 5, 6, 7)$$

$$Y = \Sigma(1, 4, 6)$$

$$T_A = B\bar{A} + \bar{B}A$$

$$T_B = AB + AX + BX$$

$$Y = A\bar{B} + \bar{A}Bx$$



DEF:

②


Excitation table:

P.S	I/p	N.S	FF i/p's		o/p's	D Q _n Q _{n+1}		
A B	x	A B	D _A	D _B	Y	D	Q _n	Q _{n+1}
0 0	0	0 0	0	0	0	0	0	0
0 0	1	1 0	1	0	1	1	0	1
0 1	0	1 1	1	1	0	1	1	1
0 1	1	0 0	0	0	0	0	0	0
1 0	0	1 0	1	0	1	0	1	0
1 0	1	0 1	0	1	0	1	0	1
1 1	0	0 0	0	0	1	1	0	0
1 1	1	1 0	1	0	0	1	1	1

$$D_A = \sum m(1, 2, 4, 7) = A \oplus B \oplus x$$



$$D_B = \sum m(2, 5) = A \bar{B} x + \bar{A} B \bar{x}$$

$$Y = \sum m(1, 4, 6) = A \bar{x} + \bar{A} \bar{B} x$$



Design of counters: [upon the manner in which FF's are triggered, counters can be classified as]:

- Asynchronous [ripple] counters
 - easy to design
 - speed is low.
- Synchronous [parallel counter]





Syn:

- counters
- up counter: If counter counts such a way that the decimal edge of o/p ↑ with cp.
 - down counter → o/p ↓, with cp.
 - up/down counter: any direction.

Asynchronous: (Ripple counter)

- 2 bit Asynchronous up-counter (mod-4 counter)
- It counts from 0 to 3, 0 to 3 -- i.e. 00, 01, 10, 11, 00 --



- * Consider initially FF = logic 0 state ($Q_1 = Q_2 = 0$)
- when $cp_1 = 1$ FF A causes Q_1 to change from 0 to 1
- cp_2 = This gives sign at clk input FF B
- $Q_1 Q_2 = 01$ $\therefore F \neq B \Rightarrow$ not affected $Q_2 = 0$
- At the next pulse edge $\rightarrow Q_1 \rightarrow 0$ to 0
 $Q_2 \rightarrow 0$ to 1
- $\therefore Q_1 Q_2 = 10$

like it continues.


mod-10 $\Rightarrow$ BCD counter { Asynchronous up-counter } { decade (2) counter }

0000-0001-0010-0011-0100
 $\uparrow$
 1001-1000-0111-0110-0101

no. of FF $\Rightarrow$

$$2^{n-1} \approx 6 \leq 2^n$$


n: no. of FF = 4.



$$O/P \ Q = Q_D Q_C Q_B Q_A$$

Timing dia: of mod-10 ripple counter.

cp: 10 $\Rightarrow$



NAND

Gate

O/P = $\bar{C}_Y$

$$O/P \Rightarrow \begin{matrix} Q_D & Q_C & Q_B & Q_A \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{matrix}$$

when it reaches to 1010 $\Rightarrow$ the 10th clock pulse occurs, then the NAND gate o/p goes low & all FF's are in clear condition.

- when 10th pulse occurs, the counter o/p is 0000 inst.
- ad of 1010

- The BCD counter is a decade counter $\therefore$ it counts from 0 to 9

- If counting has to be done b/w 00 to 99 the two decade counter.

- Design of Asynchronous Down Counters:-



- it counts from down counts from max count to zero.

Ex for 3 bit counter -

Count	C	B	A
7	1	1	1
6	1	1	0
5	1	0	1
4	1	0	0
3	0	1	1
2	0	1	0
1	0	0	1
0	0	0	0


- design of 2-bit Asyn down-counter: with -ve edge triggered

- 2 JK FF & its timing dia:



QB QA =

- Asynchronous up/down counter :



A logic 1 on up/down counter enables AND gate 1 & 3 & disables 2 & 4

$\therefore Q_A = 01p : Q_B \Rightarrow$ counter up as pulses are applied.

when low $\Rightarrow$ counter counts downwards. {down counter}.

propagation delay:

These counter (Asy/ripple) are simplest type of binary counters as they require fewest

adv: & disadv of asynchronous counters:

- adv: 1. Very simple & straight forward op
- 2. require fewer components
- 3. easy to design any mod-counter.

disadv: 1. speed of operation is low.

2. prop delay.


3.

Synchronous counters:

dis of prop delay can be rectified by syn/parallel

counters.


2 bit : up counter:



$Q_A = Q_B = 0$

Design of syn counters:

1. Determine no. of FF to be used. {bits}
2. Choose type of FF
3. Draw state dia.
4. use state transitions
5. derive excitation table
6. K-map for FF functions
7. logic dia.




Ex:

- Design a mod-5 syn counter using JK FF & implement it.

1. $2^{n-1} \leq N \leq 2^n \Rightarrow N = \text{mod } 5 = 5$

consider $n=3$ FF's.

2. state dia:



3. state transition table.

P.S			N.S		
Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	x	x	x
1	1	0	x	x	x
1	1	1	x	x	x

4. Excitation table:

				P.S			N.S			FF i/p's			
				Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}	J_C	K_C	J_B	K_B
				0	0	0	0	0	1	0	x	0	x
				0	0	1	0	1	0	0	x	1	x
				0	1	0	0	1	1	0	x	x	0
				0	1	1	1	0	0	1	x	0	x
				1	0	0	0	0	0	x	1	x	x
				1	0	1	x	x	x	x	x	x	x
				1	1	0	x	x	x	x	x	x	x
				1	1	1	x	x	x	x	x	x	x

5. k. maps:

$$J_C: Q_B Q_A$$

$$K_C: 1$$


$$J_B: Q_A$$

$$K_B: Q_A$$

$$J_A: \overline{Q_C}$$


$$K_A: 1$$

6. Logic dia:



up/down count (M). M=1: Down
M=0: up.

State dia: 3 bit



if

up/down = M

P.S

Q_C Q_B Q_A

N.S

Q_{C+1} Q_{B+1} Q_{A+1}

J-K flip's

J_C J_B J_A


	Q_C	Q_B	Q_A	Q_{C+1}	Q_{B+1}	Q_{A+1}
0	0	0	0	1	1	1
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	1	1
0	1	0	1	1	0	0
0	1	1	0	1	0	1
0	1	1	1	1	1	0
1	0	0	0	0	0	1
1	0	0	1	0	1	0
1	0	1	0	0	1	1
1	0	1	1	1	0	0
1	1	0	0	1	0	1
1	1	0	1	0	0	0
1	1	1	0	0	0	1
1	1	1	1	0	0	0

Shift register counters:

- They use feedback.

- The mostly used FF shift reg counters are:

1. Ring counter 2. Johnson counter.



- 4 bit ring counter


- * A single 1 circulates in the reg & it is made to circulate around the reg as long as CLK pulses are applied i.e. the name ring counter.

- If INIT if P = Set = 1 then $Q_0 = 1, Q_1 = Q_2 = Q_3 = 0 \Rightarrow Q_3 Q_2 Q_1 Q_0$

= 0 0 0 1
 & $Q_0 = 0 \quad 0 \quad 1 \quad 0 \quad 0$
 $Q_1 = 1 \quad 1 \quad 0 \quad 0 \quad 0$
 0 0 0 1

7T: 4 bit Ring counter:


INIT	CLK	Q_3	Q_2	Q_1	Q_0
L	X	0	0	0	1
H	↑	0	0	1	0
H	↑	0	1	0	0
L	↑	1	0	0	0



Ring & shift counter: $(\text{mod}-N \Rightarrow 2^n \geq N \Rightarrow n: \text{no. of FFs})$ (9)

Ring counter:

Timing dia.




$\therefore$ there is 1 pulse w/ o/p for each of N clk pulses, so it is referred to as divide-by- N counter (or $N:1$ scalar).

$\text{MOD } N \Rightarrow N = \text{no. of FFs}$

adv: speed = fast,

disadv: for n'no. of pulses/bits, n'ff are required.

Shift / Johnson / Twisted Ring counter: [can be implemented with SR/JK]



— 1st reg = cleared, $Q_A, Q_B, Q_C, Q_D = 0$

$\therefore Q_D = 0, \bar{Q}_D = 1$

$\therefore Q_A = 1, Q_B, Q_C, Q_D = 0 \therefore D_B = D_C = D_D = 0$

new clk pulse produce $\Rightarrow Q_A = Q_B = 1$

$Q_C = Q_D = 0$

CP	Q_A	Q_B	Q_C	Q_D
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1


Applications of Ring counter: Timers, sequence generators, Event counters

Ex: AB: 3, 5, 9, 14, 16, 20, 23, 28, 31, 41, 43, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 129, 133, 137, 141, 145, 149, 153, 157, 161, 165, 169, 173, 177, 181, 185, 189, 193, 197, 201, 205, 209, 213, 217, 221, 225, 229, 233, 237, 241, 245, 249, 253, 257, 261, 265, 269, 273, 277, 281, 285, 289, 293, 297, 301, 305, 309, 313, 317, 321, 325, 329, 333, 337, 341, 345, 349, 353, 357, 361, 365, 369, 373, 377, 381, 385, 389, 393, 397, 401, 405, 409, 413, 417, 421, 425, 429, 433, 437, 441, 445, 449, 453, 457, 461, 465, 469, 473, 477, 481, 485, 489, 493, 497, 501, 505, 509, 513, 517, 521, 525, 529, 533, 537, 541, 545, 549, 553, 557, 561, 565, 569, 573, 577, 581, 585, 589, 593, 597, 601, 605, 609, 613, 617, 621, 625, 629, 633, 637, 641, 645, 649, 653, 657, 661, 665, 669, 673, 677, 681, 685, 689, 693, 697, 701, 705, 709, 713, 717, 721, 725, 729, 733, 737, 741, 745, 749, 753, 757, 761, 765, 769, 773, 777, 781, 785, 789, 793, 797, 801, 805, 809, 813, 817, 821, 825, 829, 833, 837, 841, 845, 849, 853, 857, 861, 865, 869, 873, 877, 881, 885, 889, 893, 897, 901, 905, 909, 913, 917, 921, 925, 929, 933, 937, 941, 945, 949, 953, 957, 961, 965, 969, 973, 977, 981, 985, 989, 993, 997, 1000.

Note:

unused state:

lockout condition: counter:





Desired sequence



lock out arising from
unused state.

State dia for removing lockout




Design of Registers:

- The data can be entered serially / parallel.

- They are classified as - storage / Buffer reg.

- shift reg.

1. Buffer reg:




(Buffer: Temporary
storage element)

4-bit Buffer reg: $Q_0, Q_1, Q_2, Q_3; x_0, x_1, x_2, x_3$.

2. Controlled Buffer reg:

Gate $\rightarrow$ hold control information

Reg $\rightarrow$ have bits.





when $L^{load} = L^{out} \Rightarrow x \text{ bits cannot reach FF}$
 $L^{load} = H \Rightarrow x \text{ bits} = \text{FF outputs}$
 $Q_3, Q_2, Q_1, Q_0 = x_3 x_2 x_1 x_0$

shift reg:

The data movement in reg is concerned with the two char.:
 1. How binary info is loaded into the reg.
 2. How to read the data from reg.


- Acc to above reg are classified into

1. Serial In - serial out.



ex: 1011

2. Serial In - parallel out:



- $Q_3 = Q_2 = Q_1 = Q_0 = 0000$

- $LSB = 1 \Rightarrow \text{enter} \Rightarrow$

$Q_0 = 1, Q_1 = Q_2 = Q_3 = 0$

$\Rightarrow 2^{nd} \text{ bit} = 1 \Rightarrow$

$Q_0 = 1, Q_1 = 1, Q_2 = 0, Q_3 = 0$


$\Rightarrow 3^{rd} \text{ clk pulse:}$

$Q_0 = 0, Q_1 = 1, Q_2 = 1, Q_3 = 0$

$\Rightarrow \text{with 4th pulse}$


1011

3. Parallel In - parallel - out




4.

Parallel In - serial out:




1. SISO



1011





CP	Q1	Q2	Q3	Q4
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	0	1	1	0
4	1	0	1	1

2. shift reg: left register



1011

CP	Q1	Q2	Q3	Q4
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	1	0	0
4	1	0	0	1



universal shift register : [if reg has both shift and parallel load capability] (11)

functional table :

select line		data line selected		Register operation
s_0	s_1		s_0	Hold
0	0		s_1	Shift right
0	1		s_2	Shift left
1	0		s_3	parallel load.
1	1			

- It contains 4 FF's & 4 mux.

- When $s_1 s_0 = 00$

$inp = 0 \Rightarrow$ Dislp of FF.

no change in reg

- When $s_1 s_0 = 01$,

$inp = 1 \Rightarrow$ DFF.

operates as shift right reg.


- When $s_1 s_0 = 10$

$inp = 2 \Rightarrow$

it operates left shift reg.

- When $s_1 s_0 = 11$,

it operates parallel load ope.



Applications of shift reg:


— Time delay $\Rightarrow \Delta t = n \times \frac{1}{f}$

— Ring Counter

— Serial to parallel data conversion.

— parallel to serial data conversion.

— Serial Binary adder:




State table:

P.S	N.S		O/p	
	x_1	x_2		
$A \ B$	00	01	10	11
$A \ B$	$A_0 \ A_1$	$A_1 \ A_1$	$B_0 \ B_0$	
B	$A_1 \ B_0$	$B_0 \ B_0$	$B_1 \ B_1$	

state dia!

12



Reduced standard form state table: no reduction.

State Assignment & Transition & o/p table:

for states $A=0$ & $B=1$, already assigned


P.S	NS				O/p			
	$x_1 x_2$				$x_1 x_2$			
	00	01	10	11	00	01	10	11
0	0	0	0	1	0	1	1	0
1	0	1	1	1	1	0	0	1

Choose type of FF & form Excitation table:


P.S	Z/p		NS	Z/p of FF	O/p.
	x_1	x_2			
y			y	0	2.
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	1	1	1

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1



$$D = yx_2 + x_1x_2 + yx_1$$




$$\begin{aligned}
 O/p &= \overline{y}x_1\overline{x_2} + \overline{y}x_1x_2 + yx_1\overline{x_2} + yx_1x_2 \\
 &= x_1 \oplus x_2 \oplus y
 \end{aligned}$$

→ sequence detector: A detector which detects overlapping ip seq
Non overlapping ip sequence.
It is classical sequential ckt used to detect the desired binary sequence.

ex: detect 0101.

State dia: no of bits = no. of states, at time T_1 = initial state.



State table:

P.S	N.S		O/p	
	x=0	x=1	x=0	x=1
A	B	A	0	0
B	C	A	0	0
C	D	A	0	0
D	B	C	0	1

State Assignment table A=00, B=01, C=10, D=11

State Excitation table.

Logic dia: